Abstract. Single-phase Cu 2 O films with p-type semiconducting properties were successfully deposited by reactive DC magnetron sputtering at room temperature followed by post annealing process at 200 o C. Subsequently, such films were used to fabricate bottom gate p-channel Cu 2 O thin film transistors (TFTs). The effect of using high-κ SrTiO 3 (STO) as a gate dielectric on the Cu 2 O TFT performance was investigated. The results were then compared to our baseline process which uses a 220 nm aluminum titanium oxide (ATO) dielectric deposited on a glass substrate coated with a 200 nm indium tin oxide (ITO) gate electrode. We found that with a 150 nm thick STO, the Cu 2 O TFTs exhibited a p-type behavior with a field-effect mobility of 0.54 cm 2 .V -1 .s -1 , an on/off ratio of around 44, threshold voltage equaling -0.62 V and a sub threshold swing of 1.64 V/dec. These values were obtained at a low operating voltage of -2V. The advantages of using STO as a gate dielectric relative to ATO are discussed.
Introduction
Cuprous oxide, Cu 2 O, is one of the most promising materials to be applied as a p-channel material for transparent thin-film transistors (TFTs). It has a cubic crystal structure with a direct band gap of 2.17eV [1] , and high holes mobility exceeding 100 cm 2 .V -1 .s -1 [2] . Its unique native p-type property is attributed to the presence of Cu + vacancy, which introduces an acceptor level about 0.3 eV above its valance band [3, 4] .
Even though many high quality p-type Cu 2 O films have already been achieved, there are only a few reports on using them as TFTs [5] [6] [7] . Recently, Fortunato et al [8] reviewed a detailed progress regarding this topic. However, due to the low or mediated value of the used gate dielectric, all the above-mentioned TFTs are not beneficial to low-power consumption. The only reported Cu 2 O TFT with high-κ gate dielectric, was the work of Zou et al [9] where they used high-κ HfON as a gate dielectric. Their top-gate Cu 2 O (TFT) achieved a superior performance with a high on-off current ratio of 3 ×10 6 and a large saturation mobility of 4.3 cm 2 .V -1 .s -1 at low operating voltages (V D =−3V, V G = −3V). Nevertheless, their device was processed by PLD at high deposition temperature of 500 o C. In this work, we demonstrate the ability of using strontium titanate SrTiO 3 (STO) as a high-κ dielectric with Cu 2 O thin films prepared at room temperature to fabricate low power p-type Cu 2 O (TFTs). Strontium titanate SrTiO 3 (STO) is known as one of the best characterized perovskite class materials; it has a cubic crystal structure with the advantage of a high dielectric constant of ε r = 300 for bulk material at room temperature. STO has been used as a gate dielectric for some organic TFTs [10, 11] , or MOSFETs [12] but so far, it has not yet been used with Cu 2 O TFTs.
Experimental Details
Prior to the TFTs fabrication, Copper oxide films were deposited on a 100-nm SiO 2 /Si substrate by reactive DC magnetron sputtering at room temperature. The relative oxygen partial pressures (O pp ), deposition pressure, total gas flow (Ar+O 2 ), and the dc power were 10%, 4.5 mTorr, 40 sccm and 50 W, respectively. The microstructures of the deposited films were characterized by X-ray diffraction (XRD). Hall measurements were carried out using the van der Pauw configuration at room temperature to obtain hole mobility and concentration, while Seebeck measurements were executed between (300K-450K) to confirm the films polarity. To fabricate Cu 2 O TFTs, 150 nm SrTiO 3 was deposited by pulsed laser deposition (PLD) as a gate dielectric on top of a 25 nm Ptcoated SiO 2 /Si substrate. The active layer consisting of 30 nm of Cu 2 O was then deposited. Finally, the Pt film of 80nm was evaporated on Cu 2 O surface by electron-beam evaporation, and source/drain electrodes were defined by our local shadow masks to achieve active channels with a W/L= 250µm/50µm. The whole device was then annealed at 200 o C in air for 3 hours. Cross section morphology of fabricated devices was characterized by Tunneling electron microscopy (TEM).The electrical transport properties of TFTs were measured by a Keithley 4200 precision semiconductor parameter analyzer. All electrical measurements were carried out under ambient atmospheric pressure at room temperature in the dark. The carrier field-effect mobility of the TFT was calculated in the linear regime, using the formula .
where C ox is the capacitance of the gate dielectric. Threshold voltage (V Th ) were extracted from the (I D -V G ) transfer characteristics, while subthreshold swing (SS), which is defined as SS=[∂V G /∂log (I D )], was evaluated using the slope of the weak-region of (log (
The maximum number of traps D it at the oxide/dielectric interface was then estimated as
Results and Discussion
Characterizations of Cu 2 O Thin films. The XRD results and the relative orientation of the asdeposited film and that annealed for 3 hours are shown in Fig.1 (a) . In both cases, the reflection peaks indicate a fully (111) preferred orientation Cu 2 O structure without any trace of Cu or CuO phases. It is clear from the figure that the annealing process does not affect the structure of the films nor their orientation. However, the increase in intensity associated with the annealing process reveals the improvement in the crystallinity of the films. with temperatures ranging from 300K to 450K. The same films deposited on a glass substrate showed an average optical transmittance of 70.4% in the optical range (400-800nm), with an extracted energy gap of E g =2.4eV as shown in Fig.1 (b) .
Characterizations of Pt/STO/Pt stack. Measuring the I-V curve of the Pt/STO/Pt stack at room temperature, we found that the 150nm-STO layer could usually withstand voltages of about 2V which corresponds to a breakdown field of around 133 kV.cm −1 . The capacitance was generally measured with an LCR meter at a test frequency of 100 kHz. To further characterize the dielectric, the capacitance was also measured with frequencies ranging from 10kHz to 1MHz. Between 10-40 kHz the capacitance dropped sharply to 20% of its value. After that, and up to 500 kHz, the dielectric frequency response was almost constant. Using two different circular electrodes with radii of 250µm and 150 µm, the values obtained for κ were ~27 and 39 respectively. The average value of capacitance per unit area, C ox , was then estimated to be about 200 nF.cm −2 . Characterizations of Cu 2 O TFTs. In order to investigate the effect of the dielectric material on the device performance, we built our first set of Cu 2 O TFTs according to our baseline process which uses 220 nm (ATO) dielectric deposited on a glass substrate coated with a 200 nm (ITO) gate electrode. Fig.2 (a) shows the output characteristics of a 30 nm Cu 2 O TFT. The gate voltage V G is varied from 0 to -50 V by a step of -10V, while the drain voltage is swept from 0 to -30V. The linear mobility and threshold voltage for the device were extracted at V D =−10 V using the transfer curve shown in Fig.2 (c) . The Cu 2 O/ATO TFTs exhibited a p-type behavior with a linear mobility of 2.3x10 -3 cm 2 .V -1 .s -1 , an on/off ratio around 17 and a threshold voltage around −10V. These values are similar to those obtained by Fortunato et al. [8] using the same gate dielectric, however, their films were subjected to annealing treatment for 10 hours instead of 3. Replacing the ATO gate dielectric with the high-κ STO had a dramatic effect on the performance of our Cu 2 O devices. Fig.2  (b) shows the output characteristics of the Cu 2 O TFTs, using STO as a gate dielectric, where the drain voltage V D is swept from 0 to −1.8 V and the gate voltage V G is stepped between 0 and −1.8 V. We found that only low voltages were required to achieve a pronounced variation of the sourcedrain current. Saturation was hardly obtained since the dielectric breakdown occurred before the The most important parameters for the two different sets of Cu 2 O TFTs are summarized in Table. 1. Although the mobility was enhanced by two orders of magnitude, it is still smaller than what we expected to achieve using a high-κ insulator such as STO. One possible reason behind such relatively low mobility could be the local polarization effects that are usually associated with the high-κ insulator. It is well known that carrier localization is enhanced by insulators with large permittivities, due to the random dipole field present at the interface [13] . Another possible reason is the non-homogeneity of the Cu 2 O film on the STO layer. It has been commonly observed by other workers [14] [15] [16] that the Cu 2 O nanoparticles or thin films grown on STO are typified by spontaneous self-assembly of Cu 2 O islands or clusters, which is believed to be governed by the (8.9%) lattice mismatch between Cu 2 O and the STO lattice. The cross-sectional TEM image of our device, shown in Fig.3 , supports this proposal. It is clear that the morphology of Cu 2 O film is not homogenous along the whole interface; some areas are smooth, where we believe our working electrodes are located, and some are formed as clusters. As a result of all these mechanisms, the Cu 2 O/STO interface would exhibit high density of traps that kill the carriers and hence lower channel mobility. We think introducing a buffer layer between Cu 2 O and STO and/or adjusting the deposition power of Cu 2 O films may help to create a smooth interface and, hence, a better device performance. However, to verify this, further investigations would be required.
Conclusion
The effect of the gate dielectric on the electrical characteristics of p-channel Cu 2 O thin film transistors was investigated. We found that using SrTiO 3 as a high-κ dielectric enhances the TFTs performance. Compared to our previous TFTs with ATO, the channel mobility of TFTs with STO has been increased by two orders of magnitude while the operating voltage dropped from -30V to around -2V.
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